

CLAIMS

1. A magnetic random access memory comprising:
 - a plurality of bit lines extending in a first direction;
 - 5 a reference bit line extending in the first direction;
 - a plurality of memory cells provided along said plurality of bit lines;
 - a plurality of reference cells provided along
 - 10 said plurality of reference bit lines; and
 - a read section,
 - wherein each of said plurality of memory cells has a first tunneling magnetic resistance which has spontaneous magnetization whose direction is
 - 15 reversed in accordance with data to be stored to take a first state or a second state, and is connected to one of said plurality of bit lines in a read operation,
 - each of said plurality of reference cells has
 - 20 a reference tunneling magnetic resistance which has spontaneous magnetization whose direction is reversed in accordance with data to be stored to take the first state or the second state and is connected to one of said plurality of reference bit lines in the read
 - 25 operation,
 - said read section comprises:
 - a first resistance section having a first

resistance value and having a ninth terminal serving as one terminal connected to a selected bit line and a tenth terminal serving as the other terminal connected to a first power supply in the read operation;

5 a second resistance section having a second resistance value different from the first resistance value and having an eleventh terminal serving as one terminal connected to said reference bit line and a twelfth terminal serving as the other terminal
10 connected to the first power supply in the read operation; and

 a comparing section configured to compare a sense voltage serving as a voltage of the ninth terminal with a reference voltage serving as a voltage
15 of the eleventh terminal.

2. The magnetic random access memory according to claim 1, wherein when the data stored in a selected cell is read out, said read section generates said
20 sense voltage by dividing the voltage of the first power supply by said first tunneling magnetic resistance and said first resistance section of the selected cell, and said reference voltage by dividing the voltage of the first power supply by said
25 reference tunneling magnetic resistance and said second resistance section of a selected reference cell, and outputs a comparison result between said

sense voltage and said reference voltage, and
said selected cell is selected from said
plurality of memory cells and said selected reference
cell is selected from said plurality of reference
5 cells.

3. The magnetic random access memory according
to claim 1, wherein said first resistance section has
a spontaneous magnetization whose direction is
10 reversed to take the first state or the second state
and has a second tunneling magnetic resistance and a
third tunneling magnetic resistance connected in
series, and

said second resistance section has a
15 spontaneous magnetization whose direction is reversed
to take the first state or the second state and has a
fourth tunneling magnetic resistance and a fifth
tunneling magnetic resistance connected in series.

20 4. The magnetic random access memory according
to claim 3, wherein said reference tunneling magnetic
resistance, said first tunneling magnetic resistance,
said second tunneling magnetic resistance, said third
tunneling magnetic resistance, said fourth tunneling
25 magnetic resistance, and said fifth tunneling magnetic
resistance substantially have a same structure,

said second tunneling magnetic resistance and

said third tunneling magnetic resistance are same in the magnetization direction of the spontaneous magnetization, and

said fourth tunneling magnetic resistance and
5 said fifth tunneling magnetic resistance are different in the magnetization direction of the spontaneous magnetization.

5. The magnetic random access memory according
10 to claim 1, further comprising:

a breakdown voltage preventing circuit connected between said ninth terminal and said plurality of memory cells to prevent a voltage higher than a predetermined voltage from being applied to
15 said plurality of memory cells.

6. The magnetic random access memory according to claim 1, wherein said read section comprises:

a first constant voltage section configured
20 to apply a second voltage between the ninth terminal and said plurality of memory cells and between the eleventh terminal and said plurality of reference cells;

a first current section provided between said
25 first constant voltage section and the ninth terminal to supply said selected bit line and said first resistance section with a current having a same

magnitude; and

a second current section provided between
said first constant voltage section and the eleventh
terminal to supply said reference bit line and said
5 second resistance section with a current having a same
magnitude.

7. The magnetic random access memory according
to claim 6, wherein when the data stored in the
10 selected cell is read out,

said first constant voltage section applies a
second voltage to said selected bit line and reference
bit line,

said first current section supplies sense
15 currents having a same magnitude to said selected bit
line, selected cell, and first resistance section,

said second current portion supplies
reference currents having a same magnitude to said
reference bit line, said selected reference cell, and
20 said second resistance section,

said read section compares said sense voltage
as a voltage between said first current section and
said second resistance section with said reference
voltage as a voltage between said second current
25 section and said second resistance section and outputs
a comparing result, and

said selected bit line is selected from said

plurality of bit lines, said selected cell is selected from said plurality of memory cells, and said selected reference cell is selected from said plurality of reference cells.

5

8. The magnetic random access memory according to claim 6, wherein said first constant voltage section includes a clamp circuit.

10 9. The magnetic random access memory according to claim 6, wherein at least one of said first current portion and said second current portion includes a current mirror circuit.

15 10. The magnetic random access memory according to claim 6, wherein said read section further comprises at least one of a first auxiliary section and a second auxiliary section,

20 said first auxiliary section is connected to the ninth terminal and changeable said sense voltage, and

said second auxiliary section is connected to the eleventh terminal and changeable said reference voltage.

25

11. The magnetic random access memory according to claim 10, wherein at least one of said first

auxiliary section and said second auxiliary section includes a trimming circuit.

12. The magnetic random access memory according
5 to claim 1, wherein said plurality of reference cells further include first switches respectively connected to said reference tunneling magnetic resistances in series, and said reference cells are connected in parallel with said reference bit line, and
10 one of said plurality of reference cells is selected by one of said first switches as a selected reference cell used in the read operation.

13. The magnetic random access memory according
15 to claim 1, wherein there are a plurality of first resistance sections,
 each of said plurality of first resistance sections is connected to the ninth and tenth terminals and has a second switch on either side of the ninth-
20 terminal and the tenth-terminal, and
 one of said plurality of first resistance sections is selected by one of said second switches as said first resistance section used in the read
operation.

25

14. The magnetic random access memory according to claim 1, wherein there are a plurality of second

resistance sections,

each of said plurality of second resistance sections is connected to the eleventh and twelfth terminals and has a third switch on either side of the
5 eleventh-terminal and twelfth-terminal, and

one of said plurality of second resistance sections is selected by one of said third switches as said second resistance section used in the read operation.

10

15. The magnetic random access memory according to claim 1, wherein said reference voltage V_{ref} is obtained from the following equation (1):

$$V_{ref} = V_s(1) + k \cdot (V_s(2) + V_s(1)) \quad (1)$$

15 where said sense voltage in the first state is $V_s(1)$, and said sense voltage in the second state is $V_s(2)$ in the following equation (1), and a variable k is equal to or less than 0.49.

20 16. The magnetic random access memory according to claim 1, further comprising:

a plurality of word line pairs, each of which includes a first word line and a second word line extending in a second direction substantially
25 perpendicular to the first direction;

a first selector configured to select a selected bit line from said plurality of bit lines and

a reference bit line in the read operation;

a second selector configured to select a selected bit line from said plurality of bit lines in a write operation;

5 a third selector configured to select a selected first word line from said plurality of first word lines in the write operation; and

a fourth selector configured to select a second word line from said plurality of second word
10 lines in the read operation,

wherein each of said plurality of memory cells further comprises:

a first transistor having a first gate connected to one of said plurality of second word
15 lines, a first terminal serving as one of terminals other than the first gate, and a second terminal serving as the other terminal connected to ground,

each of said plurality of memory cells is provided to one of positions where said plurality of
20 bit lines and said plurality of word line pairs are intersected,

said first tunneling magnetic resistance has a third terminal serving as one terminal connected to the first terminal and a fourth terminal serving as
25 the other terminal connected to one of said plurality of bit lines,

each of said plurality of reference cells

further comprises a second transistor having a second gate connected to the second word line, a fifth terminal serving as one of terminals other than the second gate and a sixth terminal serving as the other
5 terminal connected to ground,

each of said plurality of reference cells is provided to one of positions where said plurality of reference bit lines and said plurality of word line pairs are intersected, and

10 said reference tunneling magnetic resistance has a seventh terminal serving as one terminal connected to the fifth terminal and an eighth terminal serving as the other terminal connected to the reference bit line.

15

17. The magnetic random access memory according to claim 16, wherein when the data stored in a selected cell is read out,

said fourth selector first supplies a voltage
20 to a selected second word line to turn on said first transistor of said selected cell and a voltage to unselected second word lines other than said selected second word line to turn off said first transistors of unselected cells,

25

said first selector connects said selected bit line and said reference bit line to said read section,

said read section divides the voltage of the first power supply by said first tunneling magnetic resistance and said first resistance section of said selected cell to generate said sense voltage, divides
5 the voltage of the first power supply by said reference tunneling magnetic resistance of said selected reference cell and said second resistance section to generate said reference voltage, and outputs a comparing result of said sense voltage with
10 said reference voltage, and

said selected cell is selected from said plurality of memory cells by said selected second word line and said selected bit line, said unselected cells are memory cells other than said selected cell, said
15 selected reference cell is selected from said plurality of reference cells by said selected second word line and said reference bit line.

18. The magnetic random access memory according
20 to claim 1, further comprises:

a word line extending in the second direction substantially perpendicular to the first direction;

a first selector configured to select said selected bit line from said plurality of bit lines and
25 to select a reference bit line in the read operation; and

a second selector configured to select a

selected word line from said plurality of word lines,
wherein each of said plurality of memory
cells is provided to one of positions where said
plurality of bit lines and said plurality of word
5 lines are intersected,

said first tunneling magnetic resistance has
a first terminal serving as one terminal connected to
said word line and a second terminal serving as the
other terminal connected to the bit line,
10 each of said plurality of reference cells is
provided to one of positions where said reference bit
line and said plurality of word lines are intersected,
and

said reference tunneling magnetic resistance
15 has the third terminal serving as one terminal
connected to said word line and the fourth terminal
serving as the other terminal connected to said
reference bit line.

20 19. The magnetic random access memory according
to claim 1, wherein when the data stored in the
selected cell is read out,

said second selector applies a read voltage
to a selected word line and opens unselected word
25 lines of the plurality of word lines other than said
selected word line,

said first selector connects a selected bit

line and a reference bit line to the read section,

said read section divides the voltage of the first power supply by said first tunneling magnetic resistance and said first resistance section of a
5 selected cell to generate a sense voltage, divides the voltage of the first power supply by said reference tunneling magnetic resistance and said second resistance section of a selected reference cell to generate a reference voltage, and outputs a comparing
10 result of said sense voltage with said reference voltage, and

said selected cell is selected from said plurality of memory cells by said selected word line and said selected bit line, and said selected
15 reference cell is selected from said plurality of reference cells by said selected word line and said reference bit line.

20. The magnetic random access memory according
20 to claim 1, further comprising:

a plurality of second bit lines, each of which is paired with one of said plurality of bit lines and which extend in the second direction substantially perpendicular to the first direction;
25 a plurality of word lines extending in the second direction substantially perpendicular to the first direction;

a first selector configured to select said selected bit line from said plurality of bit lines;

a second selector configured to select said selected second bit line from said plurality of second
5 bit lines; and

a third selector configured to select a selected word line from said plurality of word lines,

wherein each of said plurality of memory cells further comprises a first transistor and a
10 second transistor,

said first transistor has a first gate connected to said word line, a first terminal serving as one of terminals other than the first gate connected to the bit line, and a second terminal
15 serving as the other terminal,

said second transistor has a second gate connected to the word line, a fifth terminal serving as one of terminals other than the second gate connected to a second bit line, and a sixth terminal
20 serving as the other terminal connected to the second terminal,

each of said plurality of memory cells is provided to one of positions where said plurality of bit lines, said plurality of second bit lines, and
25 said plurality of word lines are intersected,

said first tunneling magnetic resistance has a third terminal as one terminal connected to ground

and a fourth terminal as the other terminal connected to said second terminal,

each of said plurality of reference cells further comprises:

5 a third transistor having a third gate connected to the word line, a seventh terminal serving as one of terminals other than the third gate connected to a bit line, and an eighth terminal serving as the other terminal;

10 a fourth transistor has a fourth gate connected to the word line, an eleventh terminal serving as one of terminals other than the fourth gate connected to the second bit line, and a twelfth terminal serving as the other terminal connected to
15 the eighth terminal,

each of said plurality of reference cells is provided to one of positions where said reference bit line and said plurality of word lines are intersected, and

20 said reference tunneling magnetic resistance has a ninth terminal serving as one terminal connected to ground and a tenth terminal serving as the other terminal connected to the eighth terminal.

25 21. The magnetic random access memory according to claim 20, wherein when the data stored in a selected cell is read out,

said first selector first selects a selected bit line and opens unselected bit lines of said plurality of bit lines other than said selected bit line,

5 said third selector supplies a voltage to said selected word line to turn on said first transistor and said second transistor of a selected cell, a voltage to unselected word lines other than said selected word line to turn off said first
10 transistors and said second transistors of said unselected cells,

said read section divides the voltage of the first power supply by said first tunneling magnetic resistance and said first resistance section of said
15 selected cell to generate said sense voltage, the voltage of the first power supply by said reference tunneling magnetic resistance and said second resistance section of said selected reference cell to generate said reference voltage, and outputs a
20 comparing result of said sense voltage with said reference voltage,

said selected cell is selected from said plurality of memory cells by said selected word line and said selected bit line, the unselected cells are
25 memory cells other than said selected cell, and the selected reference cell is selected from said plurality of reference cells by said selected word

line and said reference bit line.